A low-power and low-complexity continuous-time Gm-C based delta-sigma modulator for WCDMA/UMTS

Matthew Webb, Hua Tang

Research output: Contribution to journalArticlepeer-review

6 Scopus citations

Abstract

This article describes the implementation of a continuous-time Delta-Sigma modulator for WCDMA/UMTS in wireless communication. The Delta-Sigma modulator employs a Gm-C based integrator to form a fourth-order noise-shaping loop. The modulator samples at 160MHz and has an over-sampling ratio of 40 in 2MHz bandwidth. To reduce power consumption and design complexity, single-bit quantisation is employed. The modulator is implemented in 0.25m 1-ploy 5-metal CMOS technology and has an area of 0.13mm2. The modulator can achieve 70.7dB of signal-to-noise-plus-distortion-ratio and 74dB of dynamic range. Finally, the modulator consumes 3.5mW of power with a reduced power supply of 1.8V.

Original languageEnglish (US)
Pages (from-to)585-602
Number of pages18
JournalInternational Journal of Electronics
Volume96
Issue number6
DOIs
StatePublished - Jun 2009

Keywords

  • Continuous-time
  • Delta-Sigma modulator
  • Gm-C
  • Low-complexity
  • Low-power
  • WCDMA/UMTS

Fingerprint

Dive into the research topics of 'A low-power and low-complexity continuous-time Gm-C based delta-sigma modulator for WCDMA/UMTS'. Together they form a unique fingerprint.

Cite this