Abstract
A method for concurrent transistor sizing and buffer insertion is proposed. The method considers the tradeoff between upsizing transistors and inserting buffers and chooses the solution with the lowest possible power and area cost. The method operates by analyzing the feasible region of the cost-delay curves of the unbuffered and buffered circuits. As such the feasible region of circuits optimized by our method is extended to encompass the envelop of cost-delay curves which represent the union of the feasible regions of all buffered and unbuffered versions of the circuit. The method is efficient and tunable in that optimality can be traded for compute time and the method can in theory produce near optimal results.
Original language | English (US) |
---|---|
Title of host publication | Proceedings of the International Symposium on Physical Design |
Pages | 130-135 |
Number of pages | 6 |
State | Published - Jan 1 1997 |
Event | Proceedings of the 1997 1st International Symposium on Physical Design, ISPD - Napa Valley, CA, USA Duration: Apr 14 1997 → Apr 16 1997 |
Other
Other | Proceedings of the 1997 1st International Symposium on Physical Design, ISPD |
---|---|
City | Napa Valley, CA, USA |
Period | 4/14/97 → 4/16/97 |