Abstract
This paper presents a low-latency hardware accelerator for modular polynomial multiplication for lattice-based post-quantum cryptography and homomorphic encryption applications. The proposed novel modular polynomial multiplier exploits the fast finite impulse response (FIR) filter architecture to reduce the computational complexity of the schoolbook modular polynomial multiplication. We also extend this structure to fast MM-parallel architectures while achieving low-latency, high-speed, and full hardware utilization. We comprehensively evaluate the performance of the proposed architectures under various polynomial settings as well as in the Saber scheme for post-quantum cryptography as a case study. The experimental results show that our proposed modular polynomial multiplier reduces the computation time and area-time product, respectively, compared to the state-of-the-art designs.
Original language | English (US) |
---|---|
Pages (from-to) | 2454-2466 |
Number of pages | 13 |
Journal | IEEE Transactions on Computers |
Volume | 72 |
Issue number | 9 |
DOIs | |
State | Published - Sep 1 2023 |
Externally published | Yes |
Bibliographical note
Publisher Copyright:© 1968-2012 IEEE.
Keywords
- Fast filtering
- Parallel modular polynomial multiplication
- high-speed
- homomorphic encryption
- lattice-based cryptography
- polyphase decomposition
- post-quantum cryptography
- saber cryptosystem
- systolic array