TY - JOUR
T1 - Power optimized LC VCO and mixer co-design
AU - Jung, Byunghoo
AU - Bommalingaiahnapallya, Shubha
AU - Harjani, Ramesh
PY - 2005
Y1 - 2005
N2 - A capacitively source degenerated buffer provides a negative impedance and can be used as the negative resistance cell in the voltage-controlled oscillator (VCO). This eliminates the need for a negative resistance cell within the VCO itself. Eliminating the negative resistance cell within the VCO allows us to reduce the overall power consumption for a design that combines a VCO with a follow-on mixer stage. Further, as the VCO directly drives the mixer, the input capacitance of the mixer can be incorporated into the degeneration capacitor of the negative resistance cell. In other words, the mixer and VCO when co-designed can result in a significantly more optimal design. This paper presents the design for a prototype 4 GHz LC VCO and a mixer that has been designed for a 5 GHz RF and 1 GHz IF radio application in the 0.18 μm TSMC CMOS technology.
AB - A capacitively source degenerated buffer provides a negative impedance and can be used as the negative resistance cell in the voltage-controlled oscillator (VCO). This eliminates the need for a negative resistance cell within the VCO itself. Eliminating the negative resistance cell within the VCO allows us to reduce the overall power consumption for a design that combines a VCO with a follow-on mixer stage. Further, as the VCO directly drives the mixer, the input capacitance of the mixer can be incorporated into the degeneration capacitor of the negative resistance cell. In other words, the mixer and VCO when co-designed can result in a significantly more optimal design. This paper presents the design for a prototype 4 GHz LC VCO and a mixer that has been designed for a 5 GHz RF and 1 GHz IF radio application in the 0.18 μm TSMC CMOS technology.
UR - http://www.scopus.com/inward/record.url?scp=57849112876&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=57849112876&partnerID=8YFLogxK
U2 - 10.1109/ISCAS.2005.1465605
DO - 10.1109/ISCAS.2005.1465605
M3 - Conference article
AN - SCOPUS:57849112876
SN - 0271-4310
SP - 4393
EP - 4396
JO - Proceedings - IEEE International Symposium on Circuits and Systems
JF - Proceedings - IEEE International Symposium on Circuits and Systems
M1 - 1465605
T2 - IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005
Y2 - 23 May 2005 through 26 May 2005
ER -