TY - JOUR
T1 - Practical realisation of a return map immune Lorenz-based chaotic stream cipher in circuitry
AU - Brown, Daniel
AU - Hedayatipour, Ava
AU - Majumder, Md Badruddoja
AU - Rose, Garrett S.
AU - McFarlane, Nicole
AU - Materassi, Donatello
N1 - Publisher Copyright:
© The Institution of Engineering and Technology 2018.
PY - 2018/11/1
Y1 - 2018/11/1
N2 - The authors report on the realisation of an encryption process in real-time analogue circuitry using on-the-shelf components and minimal processing power. Self-synchronisation of two similar systems through a single shared state is a unique property of the chaotic Lorenz attractor system. In this process, the single parameters of the system are modulated to mask a message before transmitting securely through a single-shared state. However, these techniques are vulnerable to the return map attack. They show that time-scaling can further obfuscate the modulation process and improve return map attack immunity and demonstrate a fabricated printed circuit board implementation of the system.
AB - The authors report on the realisation of an encryption process in real-time analogue circuitry using on-the-shelf components and minimal processing power. Self-synchronisation of two similar systems through a single shared state is a unique property of the chaotic Lorenz attractor system. In this process, the single parameters of the system are modulated to mask a message before transmitting securely through a single-shared state. However, these techniques are vulnerable to the return map attack. They show that time-scaling can further obfuscate the modulation process and improve return map attack immunity and demonstrate a fabricated printed circuit board implementation of the system.
UR - http://www.scopus.com/inward/record.url?scp=85055535122&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85055535122&partnerID=8YFLogxK
U2 - 10.1049/iet-cdt.2018.5005
DO - 10.1049/iet-cdt.2018.5005
M3 - Article
AN - SCOPUS:85055535122
SN - 1751-8601
VL - 12
SP - 297
EP - 305
JO - IET Computers and Digital Techniques
JF - IET Computers and Digital Techniques
IS - 6
ER -