Ring oscillator clocks and margins

Jordi Cortadella; Marc Lupon; Alberto Moreno; Antoni Roca; Sachin S. Sapatnekar

doi:10.1109/ASYNC.2016.14

Ring oscillator clocks and margins

Jordi Cortadella, Marc Lupon, Alberto Moreno, Antoni Roca, Sachin S. Sapatnekar

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

17 Scopus citations

Abstract

How much margin do we have to add to the delay lines of a bundled-data circuit? This paper is an attempt to give a methodical answer to this question, taking into account all sources of variability and the existing EDA machinery for timing analysis and sign-off. The paper is based on the study of the margins of a ring oscillator that substitutes a PLL as clock generator. A timing model is proposed that shows that a 12% margin for delay lines can be sufficient to cover variability in a 65nm technology. In a typical scenario, performance and energy improvements between 15% and 35% can be obtained by using a ring oscillator instead of a PLL. The paper concludes that a synchronous circuit with a ring oscillator clock shows similar benefits in performance and energy as those of bundled-data asynchronous circuits.

Original language	English (US)
Title of host publication	Proceedings - 22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016
Publisher	IEEE Computer Society
Pages	19-26
Number of pages	8
ISBN (Electronic)	9781467390071
DOIs	https://doi.org/10.1109/ASYNC.2016.14
State	Published - Oct 5 2016
Event	22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016 - Porto Alegre, Brazil Duration: May 8 2016 → May 11 2016

Publication series

Name	Proceedings - International Symposium on Asynchronous Circuits and Systems
Volume	2016-October
ISSN (Print)	2643-1394
ISSN (Electronic)	2643-1483

Other

Other	22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016
Country/Territory	Brazil
City	Porto Alegre
Period	5/8/16 → 5/11/16

Bibliographical note

Publisher Copyright:
© 2016 IEEE.

Keywords

on-chip variability
reactive clock
ring oscillators

Access

10.1109/ASYNC.2016.14

http://hdl.handle.net/2117/96481

OpenUrl availability

Full text

Cite this

Cortadella, J., Lupon, M., Moreno, A., Roca, A., & Sapatnekar, S. S. (2016). Ring oscillator clocks and margins. In Proceedings - 22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016 (pp. 19-26). Article 7584887 (Proceedings - International Symposium on Asynchronous Circuits and Systems; Vol. 2016-October). IEEE Computer Society. https://doi.org/10.1109/ASYNC.2016.14

Ring oscillator clocks and margins. / Cortadella, Jordi; Lupon, Marc; Moreno, Alberto et al.
Proceedings - 22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016. IEEE Computer Society, 2016. p. 19-26 7584887 (Proceedings - International Symposium on Asynchronous Circuits and Systems; Vol. 2016-October).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Cortadella, J, Lupon, M, Moreno, A, Roca, A & Sapatnekar, SS 2016, Ring oscillator clocks and margins. in Proceedings - 22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016., 7584887, Proceedings - International Symposium on Asynchronous Circuits and Systems, vol. 2016-October, IEEE Computer Society, pp. 19-26, 22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016, Porto Alegre, Brazil, 5/8/16. https://doi.org/10.1109/ASYNC.2016.14

@inproceedings{5deda8520f4c42c19958ff090dbb2b6c,

title = "Ring oscillator clocks and margins",

abstract = "How much margin do we have to add to the delay lines of a bundled-data circuit? This paper is an attempt to give a methodical answer to this question, taking into account all sources of variability and the existing EDA machinery for timing analysis and sign-off. The paper is based on the study of the margins of a ring oscillator that substitutes a PLL as clock generator. A timing model is proposed that shows that a 12% margin for delay lines can be sufficient to cover variability in a 65nm technology. In a typical scenario, performance and energy improvements between 15% and 35% can be obtained by using a ring oscillator instead of a PLL. The paper concludes that a synchronous circuit with a ring oscillator clock shows similar benefits in performance and energy as those of bundled-data asynchronous circuits.",

keywords = "on-chip variability, reactive clock, ring oscillators",

author = "Jordi Cortadella and Marc Lupon and Alberto Moreno and Antoni Roca and Sapatnekar, {Sachin S.}",

note = "Publisher Copyright: {\textcopyright} 2016 IEEE.; 22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016 ; Conference date: 08-05-2016 Through 11-05-2016",

year = "2016",

month = oct,

day = "5",

doi = "10.1109/ASYNC.2016.14",

language = "English (US)",

series = "Proceedings - International Symposium on Asynchronous Circuits and Systems",

publisher = "IEEE Computer Society",

pages = "19--26",

booktitle = "Proceedings - 22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016",

}

TY - GEN

T1 - Ring oscillator clocks and margins

AU - Cortadella, Jordi

AU - Lupon, Marc

AU - Moreno, Alberto

AU - Roca, Antoni

AU - Sapatnekar, Sachin S.

PY - 2016/10/5

Y1 - 2016/10/5

N2 - How much margin do we have to add to the delay lines of a bundled-data circuit? This paper is an attempt to give a methodical answer to this question, taking into account all sources of variability and the existing EDA machinery for timing analysis and sign-off. The paper is based on the study of the margins of a ring oscillator that substitutes a PLL as clock generator. A timing model is proposed that shows that a 12% margin for delay lines can be sufficient to cover variability in a 65nm technology. In a typical scenario, performance and energy improvements between 15% and 35% can be obtained by using a ring oscillator instead of a PLL. The paper concludes that a synchronous circuit with a ring oscillator clock shows similar benefits in performance and energy as those of bundled-data asynchronous circuits.

AB - How much margin do we have to add to the delay lines of a bundled-data circuit? This paper is an attempt to give a methodical answer to this question, taking into account all sources of variability and the existing EDA machinery for timing analysis and sign-off. The paper is based on the study of the margins of a ring oscillator that substitutes a PLL as clock generator. A timing model is proposed that shows that a 12% margin for delay lines can be sufficient to cover variability in a 65nm technology. In a typical scenario, performance and energy improvements between 15% and 35% can be obtained by using a ring oscillator instead of a PLL. The paper concludes that a synchronous circuit with a ring oscillator clock shows similar benefits in performance and energy as those of bundled-data asynchronous circuits.

KW - on-chip variability

KW - reactive clock

KW - ring oscillators

UR - http://www.scopus.com/inward/record.url?scp=84994633756&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84994633756&partnerID=8YFLogxK

U2 - 10.1109/ASYNC.2016.14

DO - 10.1109/ASYNC.2016.14

M3 - Conference contribution

AN - SCOPUS:84994633756

T3 - Proceedings - International Symposium on Asynchronous Circuits and Systems

SP - 19

EP - 26

BT - Proceedings - 22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016

PB - IEEE Computer Society

T2 - 22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016

Y2 - 8 May 2016 through 11 May 2016

ER -

Ring oscillator clocks and margins

Abstract

Publication series

Other

Bibliographical note

Keywords

Access

OpenUrl availability

Other files and links

Fingerprint

Cite this